


01. Block Diagram
 02. System Setting
 03. CPU(1)_DMI, PEG, FDI, CLK, MISC
 04. CPU(2)_DDR3
 05. CPU(3)_CFG, RSVD, GND
 06. CPU(4)_PWR
 07. CPU(5)_XDP
 16. DDR3(1)_SO-DIMM0
 17. DDR3(2)_SO-DIMM1
 18. DDR3(3)_CA/DQ Voltage
 19. VID Controller
 20. PCH(1)_SATA, IHDA, RTC, LPC
 21. PCH(2)_PCIE, CLK, SMB, PEG
 22. PCH(3)_FDI, DMI, SYS PWR
 23. PCH(4)_DP, LVDS, CRT
 24. PCH(5)_PCI, NVRAM, USB
 25. PCH(6)_CPU, GPIO, MISC
 26. PCH(7)_POWER, GND
 27. PCH(8)_POWER, GND
 28. PCH(9)_SPI, SMB
 29. CLK_ICS9LPR362
 30. EC_IT8512(1)
 31. EC_IT8512(2)KB, TP, FP
 32. RST_Reset Circuit
 33. LAN_AR8131
 34. LAN_RJ45
 36. AUD(1)_ALC663VD
 37. AUD(2)_AMP, JACK
 38. AUD(3)_FM2010
 40. CB(1)_R5U230
 43. CB(4)_NewCard
 44. BUG_Debug
 45. CRT(1)_LVDS
 46. CRT(2)_D-Sub
 47. CRT(3)_Display Port
 48. TV(1)_HDMI
 50. FAN_Fan, Sensor
 51. XDD_HDD, ODD
 52. USB_USB Port
 53. MINICARD_WLAN
 56. LED_Indicator
 57. DSG_Discharge
 60. DC_DC/BAT CONN
 61. BT_Bluetooth
 64. TUN_TV Tuner
 65. ME_CONN, Skew Hole
 66. ESA_ESATA
 69. OTH_GAME-LED
 70. VGA(1)_MXM Slot
 71. VGA(2)_LVDS Switch
 80. PWR(1)_VCORE
 81. PWR(2)_SYSTEM_+12VSUS
 82. PWR(3)_VTT_CPUS & 1.05VS
 83. PWR(4)_I/O_DDR & VTT
 84. PWR(5)_***
 85. PWR(6)_+1.8VS
 86. PWR(7)_+VGFX_CORE
 88. PWR(9)_CHARGER
 90. PWR(11)_DETECT
 91. PWR(12)_LOAD SWITCH
 92. PWR(13)_PROTECT
 93. PWR(14)_SIGNAL
 94. PWR(15)_FLOWCHART
 95. System History
 98. Power On Sequence
 99. Power On Timing

H36Y Schematics for Calpella Platform Rev. 2.2

BLOCK DIAGRAM



PCH_IBEX
GPIO

| PCH_IBEX GPIO | Use As | Signal Name | Internal & External Pull-up/down | Power |
|------------------|--------|------------------|--|--------|
| GPIO 00 | - | GPIO0 | - | +3VS |
| GPIO 01 | - | DOCKING_DET# | EXT PU | +3VS |
| GPIO [2:5] | Native | PCI_INT[E:H]# | EXT PU | +5VS |
| GPIO 06 | - | DGPU_PWR_EN | EXT PU | +3VS |
| GPIO 07 | - | XIDE_BAY_IN# | EXT PU | +3VS |
| GPIO 08 | GPI | EXT_SMI# | EXT PU & INT PU | +3VSUS |
| GPIO 09 | Native | USB_OC5# | EXT PU | +3VSUS |
| GPIO 10 | Native | USB_OC6# | EXT PU | +3VSUS |
| GPIO 11 | GPI | EXT_SCI# | EXT PU | +3VSUS |
| GPIO 12 | - | PM_LANPHY_EN | EXT PU | +3VSUS |
| GPIO 13 | - | DGPU_PWR_EN_R | - | +3VSUS |
| GPIO 14 | Native | USB_OC7# | EXT PU | +3VSUS |
| GPIO 15 | GPO | BT_LED | INT PD | +3VSUS |
| GPIO 16 | - | DGPU_HOLD_RST# | - | +3VS |
| GPIO 17 | - | DGPU_PWR_OK | EXT PD & INT TBD | +3VS |
| GPIO 18 | - | CLK_REQ1# | EXT PU(DNI)/PD | +3VS |
| GPIO 19 | Native | SATA1GP | - | +3VS |
| GPIO 20 | Native | CLKREQ2_WLAN# | EXT PU(DNI)/PD | +3VS |
| GPIO 21 | Native | SATA0GP | - | +3VS |
| GPIO 22 | GPO | WLAN_LED | EXT PD | +3VS |
| GPIO 23 | - | LPC_DRQ#1 | - | +3VS |
| GPIO 24 | - | OC_LAN_RST# | EXT PU | +3VSUS |
| GPIO 25 | Native | CLKREQ3_NEWCARD# | EXT PU(DNI)/PD | +3VSUS |
| GPIO 26 | - | CLK_REQ4# | EXT PU(Not used) | +3VSUS |
| GPIO 27 | - | VRM_EN | INT WEAK PU | +3VSUS |
| GPIO 28 | GPO | WLAN_ON | EXT PD | +3VSUS |
| GPIO 29 | Native | ME_PM_SLP_LAN# | EXT PU(DNI)/PD(DNI) | +3VSUS |
| GPIO 30 | Native | ME_SUSPWRDNACK | EXT PU | +3VSUS |
| GPIO 31 | Native | ME_AC_PRESENT | EXT PU | +3VSUS |
| GPIO 32 | Native | PM_CLKRUN# | EXT PU | +3VS |
| GPIO 33 | Native | HDA_DOCK_EN# | - | +3VS |
| GPIO 34 | Native | STP_PCI# | EXT PU | +3VS |
| GPIO 35 | GPO | CAP_RST#_ICH | EXT PU/PD(DNI) | +3VS |
| GPIO 36 | - | DGPU_PWR_EN# | EXT PU | +3VS |
| GPIO 37 | - | DGPU_PRSN# | EXT PU | +3VS |
| GPIO 38 | GPI | PCB_ID0 | EXT PD | +3VS |
| GPIO 39 | GPI | PCB_ID1 | EXT PD | +3VS |
| GPIO 40 | Native | USB_OC1# | EXT PU (Not used) | +3VSUS |
| GPIO 41 | Native | USB_OC2# | EXT PU (Not used) | +3VSUS |
| GPIO 42 | Native | USB_OC3# | EXT PU (Not used) | +3VSUS |
| GPIO 43 | Native | USB_OC4# | EXT PU (Not used) | +3VSUS |
| GPIO 44 | Native | CLK_REQ5_LAN# | EXT PU (Not used) | +3VSUS |
| GPIO 45 | - | CLK_REQ6# | EXT PU (Not used) | +3VSUS |
| GPIO 46 | - | CLK_REQ7# | EXT PU (Not used) | +3VSUS |
| GPIO 47 | - | CLKREQ_PEG# | EXT PD | +3VSUS |
| GPIO 48 | - | EMAIL_LED | - | +3VS |
| GPIO 49 | GPO | PCH_TEMP_ALERT# | - | +3VS |
| GPIO 50 | - | PCI_REQ1# | EXT PU (Not used) | +5VS |
| GPIO 51 | - | PCI_GNT1# | INT PU | +3VS |
| GPIO 52 | - | PCI_REQ2# | EXT PU | +5VS |
| GPIO 53 | - | PCI_GNT2# | INT PU | +3VS |
| GPIO 54 | - | PCI_REQ3# | INT PU | +5VS |
| GPIO 55 | Native | PCI_GNT3# | INT PU | +3VS |
| GPIO 56 | Native | CLKREQ_GLAN#_R | EXT PU(DNI)/PD | +3VSUS |
| GPIO 57 | GPO | BT_ON | EXT PU(DIODE) | +3VSUS |
| GPIO 58 | Native | SML1_CLK | EXT PU | +3VSUS |
| GPIO 59 | Native | USB_OCO# | EXT PU (Not used) | +3VSUS |
| GPIO 60 | - | RTLAN_DSM_EN | EXT PU | +3VSUS |
| GPIO 61 | - | PM_SUS_STAT# | - | +3VSUS |
| GPIO 62 | - | SUS_CLK | - | +3VSUS |
| GPIO 63 | - | SLP_S5# | - | +3VSUS |
| GPIO 64 | - | CLK_OUT0 | INT TBD | +3VS |
| GPIO 65 | - | CLK_OUT1 | INT TBD | +3VS |
| GPIO 66 | - | CLK_OUT2 | INT TBD | +3VS |
| GPIO 67 | Native | CLK_USB48_CR | INT TBD | +3VS |
| GPIO 72 | - | PM_BATLOW# | EXT PU (Not used) | +3VSUS |
| GPIO 73 | - | CLK_REQ0# | EXT PU (Not used) | +3VSUS |
| GPIO 74 | - | SML1ALERT# | EXT PU (Not used) | +3VSUS |
| GPIO 75 | Native | SML1_DAT | EXT PU | +3VSUS |

EC
IT8512

| EC GPIO | Use As | Signal Name |
|---------|--------|------------------|
| GPA0 | O | PWR_LED# |
| GPA1 | O | CHG_LED# |
| GPA2 | - | - |
| GPA3 | - | - |
| GPA4 | O | LCD_BL_PWM |
| GPA5 | O | FAN_PWM |
| GPA6 | - | - |
| GPA7 | - | - |
| GPB0 | - | - |
| GPB1 | - | - |
| GPB2 | - | - |
| GPB3 | IO | SMB0_CLK |
| GPB4 | IO | SMB0_DAT |
| GPB5 | O | A20GATE |
| GPB6 | O | RCIN# |
| GPB7 | O | PM_RSMRST# |
| GPC0 | - | - |
| GPC1 | IO | SMB1_CLK |
| GPC2 | IO | SMB1_DAT |
| GPC3 | O | PM_PWRBTN# |
| GPC4 | I | AC_IN_OC# |
| GPC5 | O | OP_SD# |
| GPC6 | I | BAT1_IN_OC# |
| GPC7 | I | RFON_SW# |
| GPD0 | I | PWRLIMIT# |
| GPD1 | I | PM_SUSC# |
| GPD2 | I | BUF_PLT_RST# |
| GPD3 | O | EXT_SCI# |
| GPD4 | O | EXT_SMI# |
| GPD5 | O | LCD_BACKOFF# |
| GPD6 | I | FANO_TACH |
| GPD7 | - | - |
| GPE0 | O | VSUS_ON |
| GPE1 | O | SUSC_EC# |
| GPE2 | O | SUSB_EC# |
| GPE3 | O | CPU_VRON |
| GPE4 | I | PWR_SW# |
| GPE5 | - | - |
| GPE6 | I | LID_SW# |
| GPE7 | I | CAP_ACK# |
| GPFO | - | - |
| GPFI | - | - |
| GPFI2 | - | - |
| GPFI3 | I | DISTP# |
| GPFI4 | I | TP_CLK |
| GPFI5 | IO | TP_DAT |
| GPFI6 | O | THRO_CPU |
| GPFI7 | O | ME_AC_PRESENT |
| GPFO | O | KB_ID0 |
| GPFI | I | PM_SUSB# |
| GPFI2 | - | - |
| GPFI6 | - | - |
| GPH0 | IO | PM_CLKRUN# |
| GPH1 | I | 3G_ON |
| GPH2 | O | GFX_VR_ON |
| GPH3 | - | - |
| GPH4 | - | - |
| GPH5 | - | - |
| GPH6 | O | CAP_LED# |
| GPI0 | I | PCH_TEMP_ALERT# |
| GPI1 | I | SUS_PWRGD |
| GPI2 | I | ALL_SYSTEM_PWRGD |
| GPI3 | I | VRM_PWRGD |
| GPI4 | I | ME_PM_SLP_LAN# |
| GPI5 | - | - |
| GPI6 | I | ME_PM_SLP_M# |
| GPI7 | I | ME_SUSPWRDNACK |
| GPJ0 | O | CAP_RST#_EC |
| GPJ1 | O | PM_PWROK |
| GPJ2 | O | KB_ID1 |
| GPJ3 | - | - |
| GPJ4 | O | TP_LED |
| GPJ5 | I | GFX_VR |

EC
IT8301

| EC GPIO | Use As | Signal Name |
|---------|--------|-------------|
| GPIO0 | - | - |
| GPIO1 | - | - |
| GPIO2 | - | - |
| GPIO3 | - | - |
| GPIO4 | - | - |
| GPIO5 | - | - |
| GPIO6 | - | - |
| GPIO7 | - | - |
| GPIO8 | - | - |
| GPIO9 | - | - |
| GPIO10 | - | - |
| GPIO11 | - | - |
| GPIO12 | - | - |
| GPIO13 | - | - |
| GPIO14 | - | - |
| GPIO15 | - | - |
| GPIO16 | - | - |
| GPIO17 | - | - |
| GPIO18 | - | - |
| GPIO19 | - | - |
| GPIO20 | - | - |
| GPIO21 | - | - |
| GPIO22 | - | - |
| GPIO23 | - | - |
| GPIO24 | - | - |
| GPIO25 | - | - |
| GPIO26 | - | - |
| GPIO27 | - | - |
| GPIO28 | - | - |
| GPIO29 | - | - |
| GPIO30 | - | - |
| GPIO31 | - | - |
| GPIO32 | - | - |
| GPIO33 | - | - |
| GPIO34 | - | - |
| GPIO35 | - | - |
| GPIO36 | - | - |
| GPIO37 | - | - |


SM_BUS ADDRESS :

| SM-Bus Device | SM-Bus Address |
|------------------------------|------------------|
| Clock Generator | 1101001x (D2h) |
| SO-DIMM 0 | 1010000x (A0h) |
| SO-DIMM 1 | 1010001x (A4h) |
| CPU Thermal IC(G780) | 1001100x (98h) |
| VGA Thermal IC(G781-1) | 1001101x (9Ah) |
| VGA Thermal Sensor(NB9E-GE1) | 1001111x (9Eh) |
| VID Controller ASM8272 | 0011011x (36h) |

| | |
|--------|---------------|
| PCIE 1 | N/A |
| PCIE 2 | Minicard WLAN |
| PCIE 3 | Newcard |
| PCIE 4 | N/A |
| PCIE 5 | N/A |
| PCIE 6 | GLAN |
| PCIE 7 | N/A |
| PCIE 8 | N/A |

| | |
|-------|----------|
| SATA0 | SATA HDD |
| SATA1 | SATA ODD |
| SATA2 | N/A |
| SATA3 | N/A |
| SATA4 | N/A |
| SATA5 | eSATA |

| | |
|--------|--------------|
| USB 0 | USB Port (1) |
| USB 1 | USB Port (2) |
| USB 2 | USB Port (3) |
| USB 3 | N/A |
| USB 4 | N/A |
| USB 5 | Newcard |
| USB 6 | Card Reader |
| USB 7 | 3G |
| USB 8 | N/A |
| USB 9 | WLAN |
| USB 10 | N/A |
| USB 11 | N/A |
| USB 12 | Bluetooth |
| USB 13 | CMOS Camera |



| | | | |
|----------------------------|--------------------|---------------------------------|---------|
| PEGATRON | | Title : CPU(5)_XDP | |
| B01HW1 | | Engineer: Kuansheng Yang | |
| Size | Project Name | | Rev |
| C | H36Y_U30X10 | | 1.0 |
| Date: Monday, May 10, 2010 | | Sheet | 7 of 99 |



| | | | | |
|----------------------------|--------------------|---------------|---------------------------------|-----|
| PEGATRON | | | Title : NB(1)_**** | |
| BG1HW1 | | | Engineer: Kuansheng Yang | |
| Size | Project Name | | | Rev |
| Custom | H36Y_U30X10 | | | 1.0 |
| Date: Monday, May 10, 2010 | | Sheet 8 of 99 | | |



| | | | | |
|----------------------------|--------------------|---------------|---------------------------------|-----|
| PEGATRON | | | Title : NB(2)_**** | |
| BG11HW1 | | | Engineer: Kuansheng Yang | |
| Size | Project Name | | | Rev |
| Custom | H36Y_U30X10 | | | 1.0 |
| Date: Monday, May 10, 2010 | | Sheet 9 of 99 | | |



| | | | | |
|----------------------------|--------------------|----------------|---------------------------------|-----|
| PEGATRON | | | Title : NB(3)_**** | |
| BG11HW1 | | | Engineer: Kuansheng Yang | |
| Size | Project Name | | | Rev |
| Custom | H36Y_U30X10 | | | 1.0 |
| Date: Monday, May 10, 2010 | | Sheet 10 of 99 | | |




| | | | | |
|----------------------------|--------------------|----------------|---------------------------------|-----|
| PEGATRON | | | Title : NB(4)_**** | |
| BG11HW1 | | | Engineer: Kuansheng Yang | |
| Size | Project Name | | | Rev |
| Custom | H36Y_U30X10 | | | 1.0 |
| Date: Monday, May 10, 2010 | | Sheet 11 of 99 | | |



| | | | |
|----------------------------|--------------------|---------------------------------|----------|
| PEGATRON | | Title : NB(5)_**** | |
| BG11HW1 | | Engineer: Kuansheng Yang | |
| Size | Project Name | | Rev |
| Custom | H36Y_U30X10 | | 1.0 |
| Date: Monday, May 10, 2010 | | Sheet | 12 of 99 |




| | | | | |
|-----------------|----------------------|--|---------------------------------|----------|
| PEGATRON | | | Title : NB(6)_**** | |
| BG11HW1 | | | Engineer: Kuansheng Yang | |
| Size | Project Name | | | Rev |
| Custom | H36Y_U30X10 | | | 1.0 |
| Date: | Monday, May 10, 2010 | | Sheet | 13 of 99 |



PEGATRON Title : NB(7)_****

BG1\HW1 Engineer: Kuansheng Yang


| | | |
|-----------|------------------------------------|------------|
| Size A | Project Name H36Y_U30X10 | Rev 1.0 |
|-----------|------------------------------------|------------|



PEGATRON Title : NB(8)_****



BG1\HW1 Engineer: Kuansheng Yang

| | | |
|-----------|------------------------------------|------------|
| Size A | Project Name H36Y_U30X10 | Rev 1.0 |
|-----------|------------------------------------|------------|




DDR3 Vref


Intel Document Number: 400755
Calpella Clarksfield DDR3 SO-DIMM VREFDQ
Platform Design Guide Change Details



Block Diagram




+VTT_CPU O +VTT_CPU <3,6,25,26,32,57,82>
+3VSO +3VS <3,16,17,20,21,22,23,24,25,26,27,28,29,30,32,36,37,43,44,45,46,48,50,51,53,56,57,66,80,86,91,92>





R1.4--2

RTC battery



Request by CSC
for CMOS clear
function


| CMOS Settings | JRST2001 |
|---------------|-------------------|
| Clear CMOS | Shunt |
| Keep CMOS | Open (Default) |



| TPM Settings | JRST2002 |
|---------------------------|-------------------|
| Clear ME RTC Registers | Shunt |
| Keep ME RTC Registers | Open (Default) |

Adding layout test point
for boundary scan
Jervis 2009/11/09

HDA_SYNC: Select VCCVRM 1.5V or 1.8V




Strap information:

HDA_SPKR: No reboot strap
Low: Disable.
High: Enable


HDA_DOCK_EN#:
1. Flash descriptor security:
Sampled low: override
Sampled high: in effect.
2. GPIO33 low on the rising edge of PWROK,
Will also disable Intel ME.



SPI_MOSI: 1TPM strap.
Mount R2015: Enable
Unmount R2015: Disable(default)

| | | |
|----------------|----------------|---|
| +1.05VS | +1.05VS | <26,27,29,57,80,82> |
| +VCC_RTC | +VCC_RTC | <27> |
| +3VS | +3VS | <3,16,17,21,22,23,24,25,26,27,28,29,30,32,36,37,43,44,45,46,48,50,51,53,56,57,66,80,86,91,92> |
| +1.05VM_ORG | +1.05VM_ORG | <27> |
| +VTT_PCH_VCCIO | +VTT_PCH_VCCIO | <26,27> |
| +3VM_SPI | +3VM_SPI | <28,44> |



EDS 1.0: SATA port2,port3 may not be available in all PCH SKUs.





```


05061930  KEN  xtal co-lay  GND
CR  <40>
                                05052100  KEN



```

05052100 KEN

05052100 KEN

Default : Clock free run. (PD 10K).
Reserver 10K PU for power saving purpose.









Adding layout test point
for boundary scan
Jervis 2009/11/09


| | | |
|--------------|---|-------|
| PM_RSMRST# R | 1 | T2210 |
| PM_PWROK | 1 | T2211 |
| PM_MEPWROK | 1 | T2212 |
| LAN_RST# | 1 | T2213 |
| PM_PWROK R | 1 | T2214 |

pre-ES1 not support
Reversal Feature





PCH SPI ROM




SPI FROM EC

For EC request.

SPI FLASH CON

SPI Setting for layout:




| | |
|----------|---|
| +3VS | <3,16,17,20,21,22,23,24,25,26,27,29,30,32,36,37,43,44,45,46,48,50,51,53,56,57,66,80,86,91,92> |
| +12VS | <45,48,91> |
| +12VSUS | <81,91> |
| +3VM_SPI | <20,44> |


SMBUS Link device

- SPD
- CLKGEN
- DEBUG
- WLAN
- CPU XDP
- PCH XDP
- VID CONTROLLER
- DSP FM2010
- GAME LED




















PCH



EC





CPU,VGA Thermal






+3VSO --- +3VS
+1.05VS --- +1.05VS
<3,16,17,20,21,22,23,24,25,26,27,28,30,32,36,37,43,44,45,46,48,50,51,53,56,57,66,80,86,91,92>
<26,27,57,80,82>


R1.4--3





Keyboard




Thermal Policy





+VTT_CPU O +VTT_CPU <3,6,25,26,57,82>
+3VA_EC O +3VA_EC <30>
+3VS O +3VS <3,16,17,20,21,22,23,24,25,26,27,28,29,30,36,37,43,44,45,46,48,50,51,53,56,57,66,80,86,91,92>




R1. 4-2



105101000 Ken emi





PEGATRON

BO11HW1

Size
C

Title : MDC CONN

Engineer: Kuansheng Yang



Project Name
H36Y_U30X10




Date: Monday, May 10, 2010

Sheet 35 of 99




Rev
1.0


build in ALC269VB





add pad for sealing---09-17





PEGATRON

BO11HW1

Size

C

Title : AUD(3)_FM2010

Engineer: Kuansheng Yang

Project Name

H36Y_U30X10

Rev

1.0


Date: Monday, May 10, 2010

Sheet 38 of 99






| | | | |
|----------------------------|--------------------|---------------------------------|----------|
| PEGATRON | | Title : AUD(4) **** | |
| BG11HW1 | | Engineer: Kuansheng Yang | |
| Size | Project Name | | Rev |
| Custom | H36Y_U30X10 | | 1.0 |
| Date: Monday, May 10, 2010 | | Sheet | 39 of 99 |

logic 1 or open on pad1->oscillator output




Ken 100323



| Pin Name | Description |
|----------|---------------------------|
| CTRL4 | XDRDN/ MSINS |
| XDCDN | XDCDN |
| XDCEN | XDCEN |
| SDDATA2 | SDDATA2 |
| XDWPN | XDWPN |
| DATA2 | XDDATA2/ MSDATA2 |
| DATA3 | SDDATA3/ XDDATA3/ MSDATA3 |
| DATA4 | SDDATA4/ XDDATA4/ MSDATA4 |
| CTRL2 | SDCMD/ XDRBN |
| DATA5 | SDDATA5/ XDDATA5/ MSDATA5 |
| CTRL0 | SDCLK/ XDALE/ MSBS |
| DATA6 | SDDATA6/ XDDATA6/ MSDATA6 |
| DATA7 | SDDATA7/ XDDATA7/ MSDATA7 |
| DATA0 | SDDATA0/ XDDATA0/ MSDATA0 |
| DATA1 | XDDATA1/ MSDATA1 |
| CTRL3 | SDCDN/ XDWPN |
| CTRL1 | SDWP/ XDCLE/ MSCLK |
| SDDATA1 | SDDATA1 |

| | | | |
|---------|---------|--------|---------|
| CTRL4 | | XD RE# | MS INS# |
| XDCDN | | XD CD# | |
| XDCEN | | XD CE# | |
| SDDATA2 | SD DAT2 | | |
| XDWPN | | XD WP# | |
| DATA2 | | XD D2 | MS D2 |
| DATA5 | SD DAT3 | XD D5 | MS D3 |
| DATA4 | SD DAT4 | XD D4 | MS D4 |
| CTRL2 | SD CMD | XD RDY | |
| DATA5 | SD DAT5 | XD D5 | MS D5 |
| CTRL0 | SD CLK | XD ALE | MS BS |
| DATA6 | SD DAT6 | XD D6 | MS D6 |
| DATA7 | SD DAT7 | XD D7 | MS D7 |
| DATA0 | SD DAT0 | XD D0 | MS D0 |
| DATA1 | | XD D1 | MS D1 |
| CTRL3 | SD CD# | XD WE# | |
| CTRL1 | SD WP# | XD CLE | MS CLK |
| SDDATA1 | SD DAT1 | | |












+3VS O  +3VS




<3,16,17,20,21,22,23,24,25,26,27,28,29,30,32,36,37,43,44,45,46,48,50,51,53,56,57,66,80,86,91,92>





+3VSO—+3VS
+12VO—+12V










<3,16,17,20,21,22,23,24,25,26,27,28,29,30,32,36,37,43,44,45,46,48,50,51,53,56,57,66,80,86,91,92>
<91>



[illegible][illegible][illegible][illegible]



| | | | |
|----------------------------|------------------------------------|--|------------|
| PEGATRON | | Title : CRT(1)_LVDS | |
| BG1HW1 | | Engineer: <i>Kuansheng Yang</i> | |
| Size C | Project Name H36Y_U30X10 | | Rev 1.0 |
| Date: Monday, May 10, 2010 | | Sheet | 45 of 99 |



+3VS


+5V

+5VSO

<3,16,17,20,21,22,23,24,25,26,27,28,29,30,32,36,37,43,44,45,48,50,51,53,56,57,66,80,86,91,92>

<44,52,54,56,57,85,91>

<27,30,31,36,37,48,50,51,56,57,80,86,91>



+3VSC


+3VS

<3,16,17,20,21,22,23,24,25,26,27,28,29,30,32,36,37,43,44,45,46,48,50,51,53,56,57,66,80,86,91,92>

+5VSC

+5VS

<27,30,31,36,37,46,48,50,51,56,57,80,86,91>



add thermal pad --11-12




swap 09-14
Kurt


TMDS inputs equalization control.
Internal PD at 500K ohm.

| PC1 | PC0 | |
|-----|-----|------|
| 0 | 0 | 8dB |
| 0 | 1 | 4dB |
| 1 | 0 | 12dB |
| 1 | 1 | 0dB |

HPD# output voltage configuration



| CFG1 | CFG0 | Voh of HDP# |
|------|------|---|
| 0 | 0 | 0.9V |
| 0 | 1 | 0.8V |
| 1 | 0 | 1.0V |
| 1 | 1 | External pull-up resistor, Voh is determined by external supply. |






+3VS ———— +3VS
+5VS ———— +5VS

<3,16,17,20,21,22,23,24,25,26,27,28,29,30,32,36,37,43,44,45,46,48,51,53,56,57,66,80,86,91,92>
<27,30,31,36,37,46,48,51,56,57,80,86,91>




ODD




+3VSO  +3VS <3,16,17,20,21,22,23,24,25,26,27,28,29,30,32,36,37,43,44,45,46,48,50,53,56,57,66,80,86,91,92>
+5VSO  +5VS <27,30,31,36,37,46,48,50,56,57,80,86,91>



HDD




USB ports





08/28

WLAN




3G









0500-00Q000
Atmel AT25F512B-SSH-T




$V_{out} = 0.8 * (1 + IO1_R618 / IO1_R17) = 0.8 * (1 + 0.316) = 1.0528$










Current limit 1.5A



Power Switch Board Conn





Touch Sensor Board Conn



| | | |
|------------|------------|---|
| +3VAC | 3VAC | <20,30,37,57,81,93> |
| +3VSO | 3VSO | <3,16,17,20,21,22,23,24,25,26,27,28,29,30,32,36,37,43,44,45,46,48,50,51,53,57,66,80,86,91,92> |
| +5VSUS | 5VSUS | <27,81,91> |
| +5VAC | 5VAC | <81,82,88> |
| +5VSO | 5VSO | <44,52,54,57,85,91> |
| +5VSUS | 5VSUS | <27,30,31,36,37,46,48,50,51,57,80,86,91> |
| AC_BAT_SYS | NC_BAT_SYS | <45,80,81,82,83,86,88> |

| | | |
|------------|--|---|
| +3VA | | <20,30,37,56,81,93> |
| +VCORE | | <6,80> |
| +VGFX_CORE | | <6,86,91> |
| +VTT_CPU | | <3,6,25,26,32,82> |
| +0.75VS | | <16,17,83> |
| +1.05VS | | <26,27,29,80,82> |
| +1.5VS | | <26,43,53,91> |
| +1.8VS | | <6,26,85> |
| +3VS | | <3,16,17,20,21,22,23,24,25,26,27,28,29,30,32,36,37,43,44,45,46,48,50,51,53,56,66,80,86,91,92> |
| +5VS | | <27,30,31,36,37,46,48,50,51,56,80,86,91> |
| +1.5V | | <3,6,16,83> |
| +3V | | <24,33,40,43,45,53,54,56,61,91> |
| +5V | | <44,52,54,56,85,91> |





PEGATRON

Title : PCI ****


B01HW1

Engineer: Kuansheng Yang

| | | |
|------|--------------|-----|
| Size | Project Name | Rev |
| C | H36Y_U30X10 | 1.0 |

Date: Monday, May 10, 2010

Sheet 58 of 99



PEGATRON

Title : DJ ****

BO11HW1


Engineer: Kuansheng Yang

| | | |
|------|--------------|-----|
| Size | Project Name | Rev |
| C | H36Y_U30X10 | 1.0 |


Date: Monday, May 10, 2010

Sheet 59 of 99

DC Jack WtoB CONN



Battery Connector





Reverse Battery connector
Jervis-R1.1

| | | | |
|----------|---|----------|--|
| +VCC_RTC | O | +VCC_RTC | <20,27> |
| +3VA_EC | O | +3VA_EC | <30,32> |
| +3VAO | O | +3VA | <20,30,37,56,57,81,93> |
| +5VAO | O | +5VA | <56,81,82,88> |
| +3VSUS | O | +3VSUS | <27,30,33,34,81,92> |
| +5VSUS | O | +5VSUS | <27,81,91> |
| +12VSUS | O | +12VSUS | <28,81,91> |
| +1.5V | O | +1.5V | <3,6,16,57,83> |
| +3V | O | +3V | <24,33,40,43,45,53,54,56,57,61,91> |
| +5V | O | +5V | <44,52,54,56,57,85,91> |
| +12V | O | +12V | <91> |
| +0.75V | O | +0.75V | <16,17,57,83> |
| +1.05V | O | +1.05V | <26,27,29,57,80,82> |
| +1.5V | O | +1.5V | <26,43,53,57,91> |
| +1.8V | O | +1.8V | <6,26,57,85> |
| +3V | O | +3V | <3,16,17,20,21,22,23,24,25,26,27,28,29,30,32,36,37,43,44,45,46,48,50,51,53,56,57,66,80,86,91,92> |
| +5V | O | +5V | <27,30,31,36,37,46,48,50,51,56,57,80,86,91> |
| +12V | O | +12V | <28,45,48,91> |

| | | | |
|----------------|---|----------------|------------------------|
| AC_BAT_SYS | O | AC_BAT_SYS | <45,80,81,82,83,86,88> |
| A/D_DOCK_IN | O | A/D_DOCK_IN | <88> |
| BAT_CON | O | BAT_CON | <88> |
| +1.5V_DDR3 | O | +1.5V_DDR3 | <16,17,18> |
| +VTT_CPU | O | +VTT_CPU | <3,6,25,26,32,57,82> |
| +VCORE | O | +VCORE | <6,57,80> |
| +VGFX_CORE | O | +VGFX_CORE | <6,57,86,91> |
| +VTT_PCH_ORG | O | +VTT_PCH_ORG | <21,22,26,27> |
| +VTT_PCH_VCCIO | O | +VTT_PCH_VCCIO | <20,26,27> |
| +1.05VM_ORG | O | +1.05VM_ORG | <27> |
| +V_NVRAM_VCCO | O | +V_NVRAM_VCCO | <26> |
| M_VREFCA_DIMM0 | O | M_VREFCA_DIMM0 | <16,18> |
| M_VREFDQ_DIMM0 | O | M_VREFDQ_DIMM0 | <16,18> |
| M_VREFCA_DIMM1 | O | M_VREFCA_DIMM1 | <17,18> |
| M_VREFDQ_DIMM1 | O | M_VREFDQ_DIMM1 | <17,18> |

+3V0 <24,33,40,43,45,53,54,56,57,91>





PEGATRON

Title : TPM ****


BO11HW1

Engineer: Kuansheng Yang


| | | |
|------|--------------|-----|
| Size | Project Name | Rev |
| C | H36Y_U30X10 | 1.0 |

Date: Monday, May 10, 2010

Sheet 62 of 99



| | | | |
|----------------------------|--------------------|---------------------------------|----------|
| PEGATRON | | Title : N/A | |
| BG1HW1 | | Engineer: Kuansheng Yang | |
| Size | Project Name | | Rev |
| C | H36Y_U30X10 | | 1.0 |
| Date: Monday, May 10, 2010 | | Sheet | 63 of 99 |



PEGATRON

BO11HW1

Size
C

Title : TUN_TV Tuner

Engineer: Kuansheng Yang

Project Name
H36Y_U30X10



Date: Monday, May 10, 2010

Sheet 64 of 99

Rev
1.0


Change H6509 PARTNUMBER TO s04545
R1.1_Jervis091023

CPU Bracket Hole




add nut H6523,H6524 for sb heat
R1.1_Jervis091023

Screw Hole Drill 2.6mm Top Ring 6.5mm Bot Ring 8.5mm





Screw Hole Drill 2.6mm Top Ring 8.5mm Bot Ring 8.5mm



change H6512,H6513,H6514,H6520,H6521 partnumber to s04545

R1.1_Jervis091023

Tooling Hole




change H6509 partnumber to s04545


R1.2_Jervis091116

+3VS
+1.8VS


<3,16,17,20,21,22,23,24,25,26,27,28,29,30,32,36,37,43,44,45,46,48,50,51,53,56,57,80,86,91,92>
<6,26,57,85>




Ken 1005071830 for EMI




for EMI request,delete ESATA_GND
09-17







| | | | |
|----------------------------|--------------------|--|----------|
| PEGATRON | | Title : ONFI | |
| BG1HW1 | | Engineer: <i>Kuansheng Yang</i> | |
| Size | Project Name | Rev | |
| C | H36Y_U30X10 | 1.0 | |
| Date: Monday, May 10, 2010 | | Sheet | 67 of 99 |





| | | |
|---|--------------------|-----|
| PEGATRON Title : N/A | | |
| B01HW1 Engineer: Kuansheng Yang | | |
| Size | Project Name | Rev |
| C | H36Y_U30X10 | 1.0 |
| Date: Monday, May 10, 2010 Sheet 68 of 99 | | |





| | | | |
|----------------------------|--------------------|---------------------------------|----------|
| PEGATRON | | Title : 0TH | |
| BG1HW1 | | Engineer: Kuansheng Yang | |
| Size | Project Name | | Rev |
| C | H36Y_U30X10 | | 1.0 |
| Date: Monday, May 10, 2010 | | Sheet | 69 of 99 |


















| | | | |
|----------------------------|--------------------|---------------------------------|----------|
| PEGATRON | | Title : POWER (1) | |
| PEGATRON | | Engineer: Kuansheng Yang | |
| Size | Project Name | Rev | |
| Custom | H36Y_U30X10 | 1.0 | |
| Date: Monday, May 10, 2010 | | Sheet | 75 of 99 |









U8101B

34 GND3


35 GND4

36 GND5


37 GND6


RT8206AGQW


SGND_3V_5V




| | | | |
|----------------------------|-------------|----------------------------|------------|
| PEGATRON | | Title :POWER_SYSTEM | |
| | | Engineer: Eve Kuo | |
| Size Custom | H36Y | | Rev 1.0 |
| Date: Monday, May 10, 2010 | | Sheet | 81 of 99 |









<Variant Name>

PEGATRON

Size

Custom

Project Name

H36Y

Date: Monday, May 10, 2010


Sheet 87 of 99

Title :POWER_+VGA_VCORE

Engineer: Eve Kuo

Rev

1.0




Charger IC and EC Code correlation sheet :
 Charger MAX8725 => EC CODE : 200
 Charger MAX17015 => EC CODE : 201
 Charger MB39A132 => EC CODE : 202
 Charger ISL6251 => EC CODE : 203

<Variant Name>

PEGATRON Title :POWER CHARGER
 Engineer: Eve Kuo

| Size | Project Name | Rev |
|------|--------------|-----|
| C | H36Y | 1.0 |


Date: Monday, May 10, 2010 Sheet 88 of 99



<Variant Name>


| | | | |
|----------------------------|----------------------------|------------------|------------|
| PEGATRON | | Title :POWER_N/A | |
| Engineer: <i>Jeff_Du</i> | | | |
| Size A | Project Name N83 | | Rev 1.0 |
| Date: Monday, May 10, 2010 | | Sheet 89 | of 99 |

BATTERY IN DETECT



ADAPTER IN DETECT

Use MAX17015 IC function to Cost down component




POWER LIMIT CIRCUIT

$$Pin_{input}=65W \rightarrow I_{input}=3.25A \quad R2=20 \text{ mohm}$$
$$Vicm=20 \times I_{input} \times R2 \Rightarrow Vicm=1.3655V(\text{max})$$
$$1.3V(\text{typ})$$
$$1.2355V(\text{min})$$

+2.5Vref delete


$$V_{ref}=3.2V; T=1\%$$
$$V_{iinp}=1.2335V(\text{Max});$$
$$1.206V(\text{Typ});$$
$$1.1793V(\text{Min})$$




<Variant Name>

| | | | |
|----------------------------|-----------------------------|-----------------------------|------------|
| PEGATRON | | Title : POWER_DETECT | |
| Engineer: Eve Kuo | | | |
| Size Custom | Project Name H36Y | | Rev 1.0 |
| Date: Monday, May 10, 2010 | | Sheet 90 of 99 | |


SUSB#_PWR POWER



SUSC#_PWR POWER



iGPU_PWR POWER




<Variant Name>


| PEGATRON Title :POWER_LOAD SWITCH | | | |
|-----------------------------------|--------------|----------|---------|
| Engineer: Eve Kuo | | | |
| Size | Project Name | H36Y | Rev 1.0 |
| Custom | | | |
| Date: Monday, May 10, 2010 | | Sheet 91 | of 99 |

POWER GOOD DETECTER



BOM change

| YES/NO | CPU |
|--------|--------------------|
| X | Clarkfield |
| R9204 | Auburndale GPU-fix |
| R9203 | Auburndale GPU-VID |






FOR POWER TEST



<Variant Name>

| PEGATRON | | | Title :POWER_SIGNAL | |
|----------------------------|--------------|----------------|---------------------|-----|
| | | | Engineer: Eve Kuo | |
| Size | Project Name | | | Rev |
| Custom | H36Y | | | 1.0 |
| Date: Monday, May 10, 2010 | | Sheet 93 of 99 | | |



| Design rating | | |
|---------------|--|--|
| (10mA) | | |
| (10mA) | | |
| (10mA) | | |
| (0.43A) | | |
| (0.26A) | | |
| (1.1A) | | |
| (5.4A) | | |
| (0.1A) | | |
| (0.01A) | | |
| (1.68A) | | |
| (2.6A) | | |
| (0.01A) | | |
| (0.01A) | | |
| (3A) | | |
| (14A) | | |
| (1.3A) | | |
| (7.1A) | | |
| (7.3A) | | |
| (1.5A) | | |
| (2.55A) | | |
| (0.24A) | | |
| (48A) | | |
| (17.6A) | | |
| (25.2A) | | |

modify notice

| Version | Date | Description |
|---------|--------|--|
| 1.0 | 090619 | 1. page88 alter solution that form MAX17015 change into ISL6251A. 2. page86 alter solution that form MAX17028 change into ISL62881. |
| | 090622 | 1.Vcore form 3 Phase change into 2Phase 2.Q8100 Q8101 form SI4134DY change to SI7326 Q8102 form SI4134DY change to SI7716ADN Q8103 from SI4134DY change to SI7114ADN 3.Del CE8104 CE8105 Q8202 Q8305 Q8602 ADD CE8712 |
| | 090623 | 1.Del Q8008 Q8009 Q8203 Q8304 Q8604 ADD C8005 2.CE8103 From 150uf/4v change to 220uf/4v CE8101 From 100uf/6.3v change to 150uf/6.3v 3.Q8201 From IRF8707 change to SIR474DP Q8202 From IRF8707 change to SI7170DP L8201 From 0.56uH change 1uH CE8203 CE8204 From 470uf/2.5V change to 330uf/2.5V 4.Q8302 From IRF8707 change to SIR474DP Q8303 From IRF8707 change to SI7658ADP L8300 From 0.56uH change 1uH CE8302 CE8300 From 470uf/2.5V change to 330uf/2.5V 5.Q8603 From SI7170DP change to SI7658ADP |
| | 090626 | Modify R& C SIZE |
| | 090629 | Modify R& C SIZE UPDATE JP8801 JP8802 JP8803 JP8804 JP8805 JP8806 Part Number Change CE8005 CE8010 From NEC change to PANASONIC Modify OCP Resister R8125 R8124 R8247 R8308 R8706 |
| | 100330 | Page 85 +1.8VS add co-layout PWM circuit. |

PEGATRON

Title : Power History

<OrgName>

Engineer: Eve Kuo

Size
Custom

Project Name
H36Y

Rev
1.0

Date: Monday, May 10, 2010

Sheet 95 of 99




| | | |
|------------------------------------|--------------|------------------------------|
| PEGATRON Title : <i>N/A</i> | | |
| BG1HW1 | | Engineer: <i>George Chen</i> |
| Size | Project Name | Rev |
| Custom | H26 | 1.0 |
| Date: Monday, May 10, 2010 | | Sheet 96 of 99 |



| | | | | |
|----------------------------|--------------|-------|------------------------------|-------|
| PEGATRON | | | Title : **** | |
| BG1HW1 | | | Engineer: George Chen | |
| Size | Project Name | | | Rev |
| Custom | H26 | | | 1.0 |
| Date: Monday, May 10, 2010 | | Sheet | 97 | of 99 |

Power On Sequence Diagram Rev. 0.2



Power-On Sequence
Timing Diagram Rev. 0.2

